17 lines
282 B
Verilog
17 lines
282 B
Verilog
/*
|
|
Flip-Flop D y registro
|
|
*/
|
|
|
|
module register #(parameter N = 8)(
|
|
input clk,
|
|
input rst,
|
|
input en,
|
|
input [N-1:0] d,
|
|
output reg [N-1:0] q
|
|
);
|
|
always @(posedge clk or posedge rst) begin
|
|
if (rst) q <= 0;
|
|
else if (en) q <= d;
|
|
end
|
|
|
|
endmodule |