Jose Luis Montañes Ojados cec82dc58f add register_file

2026-03-01 02:58:20 +01:00

adder_nbit

first commit

2026-02-28 21:59:55 +01:00

alu_basic

first commit

2026-02-28 21:59:55 +01:00

counter

add counter

2026-03-01 01:42:33 +01:00

decoder_encoder

decoder_encoder

2026-03-01 01:02:44 +01:00

flip_flop

add flipflop

2026-03-01 01:21:07 +01:00

full_adder

first commit

2026-02-28 21:59:55 +01:00

half_adder

first commit

2026-02-28 21:59:55 +01:00

mux_demux

mux_demux

2026-03-01 01:02:35 +01:00

register_file

add register_file

2026-03-01 02:58:20 +01:00

shift_register

add shift_register

2026-03-01 02:22:06 +01:00

.gitignore

update .gitignore

2026-03-01 01:42:50 +01:00

roadmap.md

add register_file

2026-03-01 02:58:20 +01:00

run.ps1

first commit

2026-02-28 21:59:55 +01:00

run.sh

run.sh adapted for mac

2026-03-01 01:01:27 +01:00

Description

No description provided

128 KiB

Languages

Verilog 97.9%

PowerShell 1.1%

Shell 1%